The 50nm m-HEMT exhibits extremely high fT, of 440GHz, low Fmin of 0.7dB, associated gain of 13dB at 26GHz with an exceptionally high Id of 200mA/mm and gm of 950ms/mm at low noise biased point.
I. INTRODUCTION
High Electron Mobility transistors for millimeterwave applications using InAlAslInGaAs on InP substrates have proven their capability in all aspccts such as speed, gain, noise, and efiiciency C1-31 over GaAs based Iattice matched and pseudomorphic HEMTs (LMHEMT and PHEMT)[4-71. However InP suffcrcs from poor mechanical yield due to the fragility of the substrate, which resulted in the limit of the wafer size available and therefore increasing cost. To utilise the superb performance of the InP devices without compromising wafer fragility, metamorphic high electron mobility transistors (m-FIEMTs) on GaAs substrates have became thc focus of 111-V industry for the applications of millimetre-wave monolithic integrated circuits (MMMJCs). The high frequency performance of 111-V field effect transistors can be improved in two ways; by reducing the device gatc Icngth, or by increasing thc vdocity of carriers in the device channel. In 111-V GaAs-based fiekd effect devices, the electron velocity can be enhanced by increasing the indium concentration in the device channel. For a GaAs substrate however, a maximum indium concentration of around 2530% exists using traditional molecular beam epitaxy (MBE) growth approaches due to strain in the device channel arising from the lattice constant mismatch of GaAs and In,Ga,.,As for such indium percentages. At higher indium concentrations, the channel relaxes with the introduction of dislocations which dramatically rcducc the electron transport properties of the laycr, completely at odds with the aim of increasing the channel indium concentration. Moving to higher indium concentrations requires either the use of an InP substrate or developing mare complex MBE growth techniques on a GaAs substrate. In this work we present results based on a 50 nm T-gate of 53% indium concentration in the channel metamorphic high electron mobility transistors (mHEMTs) on GaAs substrate. All the technology required for this device was developed by Glasgow University. These devices showed a superb RF, DC, and High Frequency Noise performance. Figure   1 shows the double delta doped I~, J I I A l o ,~z A s / I n o , j~G~, ,~~A s metamorphic MBE layer structure on a semi insulating GaAs substrate used to realise the high performance 50 nm T-gate length device. Electrical characterisation of the MBE layer showed an electron sheet charge density of 2 . 3 1~1 0 '~ cm" and a mobility of 6470 cm'/v-s at room temperature. The device process flow begins with mesa isolation, using non sclcctive orthophosphoric acid based wet chemical etching. An isolation current of less than 200 pA/mm at 2V was routinely obtained for an etch depth of 65i5 nm (determined by AFM), indicating high quality MBE growth of the mWEMT virtual substrate. Ohmic contact rcsistances as low as 0.06 Q-mm were obtained using an annealed Au:Ge:Ni based metallization. Devices were realised using a 1.5 pm source drain scparalion between which 50 nm gate length T-gates were aligned using a Leica EBPG5-FIR 100 electron beam lithography tool operating at 100 keV and a UVIIIILOWPMMA resist stack [XI. A selective succinic acid-based wet chemical etch was used to form the gate recess, prior to the deposition of Ti:Pt:Au gate metallization. Fig. 2 shows a SEM image of the 50 nm T-gate profile after metallisation and lift-off. Finally, 50R Coplanar waveguide bondpads were defined to enable on-wafer characterisation of the completed devices.
DEVICE LAYER STRUCTURE AND FABRICATION

RESULTS
DC characterisations were performed by probing the 50nm T-gate device using Cascade MicroTech on wafer RF probes and measuring the electrical traces using Agilent 41 55A Semiconductor Parameter Analyser. Figure 3 Figure 4 shows the transfer characteristics of a 2x50 prn wide device, peak extrinsic DC transconductance (g,],) of greater than l.OS/mm and higher than 800 ms/mm for gate biases in the range 4 . 2 V to -0.8 V.
On-wafer S-parametcr mcasurcments were performed from 0.04 to 60 GHz, using an Anritsu 360B Vector Network Analyscr and on-wafcr RF probes from Cascadc MicroTech. Calibration was pcrformed using a Cascade Microtcch Impedance Standard Substrate (ISS) and the LRRM technique. Fitting of the measured S-parameters to a standard lumped element equivalent circuit model was used to dc-cmbed the coplanar waveguide feed lines. Figure S shows the results of this analysis, yielding an fT of440 GHz and f,,, of 400 GHz. To our knowledge, this transistor shows the highest m-HEMT fT and fmax reported to date.
Excellent high frequency noise performance was shown by the dcvice, figure 6 shows the noise parameters as function of frequency up to 26Ghz biased at Vh of 0.W and V,, of -0.6V, 
